

said send low-speed frame signals into said send high-speed serial signal and outputs said send high-speed serial signal;

- 5 a demultiplexer which demultiplexes said receive high-speed serial signal into said receive low-speed frame signals;

channel-frame synchronization circuits, connected to said demultiplexer, each of which receives said receive low-speed frame signal, 10 generates a frame pulse corresponding to said receive low-speed frame signal, and outputs said receive low-speed frame signal;

- a switching circuit, connected to said channel-frame synchronization circuits, which 15 receives said receive low-speed frame signals and sends each of said receive low-speed frame signals to an appropriate port of said receive channel; and

a switch controller circuit which controls said switching circuit according to said frame 20 pulses output from said channel-frame synchronization circuits.

25

4. The multiplexing and transmission apparatus as claimed in claim 1, said multiplexing and transmission apparatus further comprising:

- synchronization pattern inserting circuits 30 each of which inserts a frame synchronization pattern into said low-speed frame signal.

35

5. The multiplexing and transmission apparatus as claimed in claim 1, wherein time

00000000.061501

duration on which said control pulses are generated for every channel is smaller than time duration of channel-frame format.

5

6. The multiplexing and transmission apparatus as claimed in claim 5, said control pulses
10 generating circuit comprising:
a control clock generator;
a DC voltage generator;
a selector which outputs said control
15 pulses sequentially for each channel according to control clock supplied from said control clock generator, said control pulses generated according to signals supplied from said DC voltage generator.

20

7. The multiplexing and transmission apparatus as claimed in claim 2, wherein each of said channel-frame synchronization circuits
25 establishes frame synchronization on a channel-by-channel basis and outputs said frame pulse which indicates head position of said low-speed frame signal; and
said switch controller circuit identifies
30 channel numbers of said low-speed frame signals according to time difference for receiving said frame pulses, and controls said switching circuit.

35

8. The multiplexing and transmission

09832324 061501
1051501

apparatus as claimed in claim 7, said switch controller circuit comprising:

a shift register which receives said frame pulses in parallel and shifts each of said frame pulses;

exclusive-OR circuits each of which is connected to said shift register and provided for each frame pulse;

demultiplexers each of which is connected to said exclusive-OR circuit and outputs a pattern indicating time position of said frame pulse;

a reset pulse generating circuit which initializes said demultiplexers according to receiving state of said frame pulse.

15

9. A computer readable medium storing program code for causing a computer to control a switching circuit in an multiplexing and transmission apparatus which receives a high-speed serial signal and demultiplexes said high-speed serial signal into low-speed frame signals, wherein said switching circuit assigns each of said low-speed frame signals to an appropriate port of a channel, said computer readable medium comprising:

program code means for receiving and storing frame pulses indicating head positions of said low-speed frame signals;

program code means for checking whether said frame pulses for every channel are stored;

program code means for reading said frame pulses and identifying receiving order of said low-speed frame signals; and

program code means for controlling said switching circuit on the basis of said receiving

00882324-061501

order so that said switching circuit assigns each of said low-speed frame signals to an appropriate port of a channel.

5

10. A multiplexing and transmission method used in an apparatus which receives low-speed frame signals from a plurality of channels in parallel and outputs a high-speed serial signal, said multiplexing and transmission method comprising the steps of:

generating control pulses each of which corresponds to one of said channels, wherein phases of said control pulses are different for each channel;

receiving said low-speed frame signal and outputting said low-speed frame signal in synchronization with said control pulse for each of said low-speed frame signals; and

multiplexing said low-speed frame signals into said high-speed serial signal and outputting said high-speed serial signal.

25

11. A multiplexing and transmission method used in an apparatus which receives a high-speed serial signal, demultiplexes said high-speed serial signal into low-speed frame signals and outputs said low-speed frame signals to a plurality of channels in parallel, said multiplexing and transmission method comprising the steps of:

demultiplexing said high-speed serial signal into said low-speed frame signals;

generating, for each of said low-speed frame signals, a frame pulse corresponding to said low-speed frame signal;

- switching each of said low-speed frame signals to an appropriate port of said channel according to signals generated from said frame pulses.

10

12. A multiplexing and transmission method used in an apparatus which receives send low-speed frame signals from a plurality of send channels in parallel, outputs a send high-speed serial signal, receives a receive high-speed serial signal, demultiplexes said receive high-speed serial signal into receive low-speed frame signals and outputs said receive low-speed frame signals to a plurality of receive channels in parallel, said multiplexing and transmission method comprising the steps of:

- generating control pulses each of which corresponds to one of said send channels, wherein phases of said control pulses are different for each send channel;

- receiving said send low-speed frame signal and outputting said send low-speed frame signal in synchronization with said control pulse for each of said send low-speed frame signals; and

- multiplexing said send low-speed frame signals into said send high-speed serial signal and outputting said send high-speed serial signal;

- demultiplexing said receive high-speed serial signal into said receive low-speed frame signals;

generating, for each of said receive low-

09802324.061501

serial signal into low-speed frame signals, wherein said switching circuit assigns each of said low-speed frame signals to an appropriate port of a channel, said method comprising the steps of:

- 5 receiving and storing frame pulses indicating head positions of said low-speed frame signals;
- checking whether said frame pulses for every channel are stored;
- 10 reading said frame pulses and identifying receiving order of said low-speed frame signals; and
- controlling said switching circuit on the basis of said receiving order so that said switching circuit assigns each of said low-speed frame signals
- 15 to an appropriate port of a channel.

20

25

30

35

09882324 061501